
Data Sheet
ADuM1300/ADuM1301
ELECTRICAL CHARACTERISTICS—3 V, 125°C OPERATION
All voltages are relative to their respective ground. 3.0 V ≤ V DD1 ≤ 3.6 V, 3.0 V ≤ V DD2 ≤ 3.6 V; all minimum/maximum specifications apply
over the entire recommended operation range, unless otherwise noted; all typical specifications are at T A = 25°C, V DD1 = V DD2 = 3.0 V.
These specifications apply to ADuM1300W and ADuM1301W automotive grade versions.
Table 5.
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions
DC SPECIFICATIONS
Input Supply Current per Channel, Quiescent
Output Supply Current per Channel, Quiescent
I DDI (Q)
I DDO (Q)
0.26
0.11
0.31
0.15
mA
mA
ADuM1300W, Total Supply Current, Three Channels 1
DC to 2 Mbps
V DD1 Supply Current
V DD2 Supply Current
I DD1 (Q)
I DD2 (Q)
0.9
0.4
1.7
0.7
mA
mA
DC to 1 MHz logic signal freq.
DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)
V DD1 Supply Current
V DD2 Supply Current
I DD1 (10)
I DD2 (10)
3.4
1.1
4.9
1.6
mA
mA
5 MHz logic signal freq.
5 MHz logic signal freq.
ADuM1301W, Total Supply Current, Three Channels 1
DC to 2 Mbps
V DD1 Supply Current
V DD2 Supply Current
I DD1 (Q)
I DD2 (Q)
0.7
0.6
1.4
0.9
mA
mA
DC to 1 MHz logic signal freq.
DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)
V DD1 Supply Current
V DD2 Supply Current
I DD1 (10)
I DD2 (10)
2.6
1.8
3.7
2.5
mA
mA
5 MHz logic signal freq.
5 MHz logic signal freq.
For All Models
Input Currents
I IA , I IB , I IC , I E1 , I E2
?10
+0.01 +10
μA
0 V ≤ V IA , V IB , V IC ≤ V DD1 or V DD2 ,
0 V ≤ V E1 , V E2 ≤ V DD1 or V DD2
Logic High Input Threshold
Logic Low Input Threshold
V IH , V EH
V IL , V EL
1.6
0.4
V
V
Logic High Output Voltages
V OAH , V OBH , V OCH
V DD1 , V DD2 ? 0.1 3.0
V DD1 , V DD2 ? 0.4 2.8
V
V
I Ox = ?20 μA, V Ix = V IxH
I Ox = ?4 mA, V Ix = V IxH
Logic Low Output Voltages
V OAL , V OBL , V OCL
0.0
0.04
0.2
0.1
0.1
0.4
V
V
V
I Ox = 20 μA, V Ix = V IxL
I Ox = 400 μA, V Ix = V IxL
I Ox = 4 mA, V Ix = V IxL
SWITCHING SPECIFICATIONS
ADuM130xWSRWZ
Minimum Pulse Width 2
Maximum Data Rate 3
PW
1
1000 ns
Mbps
C L = 15 pF, CMOS signal levels
C L = 15 pF, CMOS signal levels
Propagation Delay 4
Pulse Width Distortion, |t PLH ? t PHL | 4
Propagation Delay Skew 5
Channel-to-Channel Matching 6
t PHL , t PLH
PWD
t PSK
t PSKCD /t PSKOD
50
75
100 ns
40 ns
50 ns
50 ns
C L = 15 pF, CMOS signal levels
C L = 15 pF, CMOS signal levels
C L = 15 pF, CMOS signal levels
C L = 15 pF, CMOS signal levels
ADuM130xWTRWZ
Minimum Pulse Width 2
Maximum Data Rate 3
PW
10
100
ns
Mbps
C L = 15 pF, CMOS signal levels
C L = 15 pF, CMOS signal levels
Propagation Delay 4
Pulse Width Distortion, |t PLH ? t PHL | 4
t PHL , t PLH
PWD
20
34
45
3
ns
ns
C L = 15 pF, CMOS signal levels
C L = 15 pF, CMOS signal levels
Change vs. Temperature
5
ps/°C
C L = 15 pF, CMOS signal levels
Propagation Delay Skew 5
Channel-to-Channel Matching,
t PSK
t PSKCD
26
3
ns
ns
C L = 15 pF, CMOS signal levels
C L = 15 pF, CMOS signal levels
Codirectional Channels 6
Channel-to-Channel Matching,
t PSKOD
6
ns
C L = 15 pF, CMOS signal levels
Opposing-Directional Channels 6
Rev. I | Page 13 of 32